## What is claimed is:

1

<u>2</u>

3

4

<u>5</u>

<u>6</u>

<u>7</u>

8

9

1 2

1

1

1

<u>2</u>

1

1

The state of the state state state state

[i] 1

 A device for electrostatic discharge input protection comprising:

 a transistor with gate, source, drain and substrate terminals;
 an input signal terminal coupled to said source terminal of said transistor;
 a reference point coupled to said gate and substrate terminals of said

 transistor; and

a output signal terminal coupled to said drain terminal of said transistor; where the leakage current of said transistor is reduced to a sub-threshold level while an increasing source voltage applied at said source terminal reduces the gate-to-source voltage and reduces its threshold voltage.

- 2. The device of claim 1 wherein said reference point comprises the ground for a specific electrostatic discharge application.
- 3. The device of claim 1 wherein said reference point is 0 volts.
- 4. The device of claim 1 wherein said reference point comprises V<sub>ss</sub>.
- 5. The device of claim 1 wherein said source voltage is a few 100mV.
- 6. The device of claim 5 wherein said leakage current is approximately  $10^{-14}$  A/um.
  - 7. The device of claim 1 wherein said transistor is an NMOS transistor.
  - 8. The device of claim 1 wherein said transistor is a PMOS transistor.

	1	9.	A low leakage Electrostatic Discharge (ESD) protection scheme	
	<u>2</u>	comprising:		
	<u>3</u>		a plurality of low operating voltage devices, each device having at least	
	<u>4</u>	one d	evice input for receiving an input signal;	
	<u>5</u>		a plurality of input terminals for coupling an input signal to a device via a	
Street of the st	<u>6</u>	corres	sponding device input;	
	<u>7</u>		a plurality of transistors with gate, substrate, source and drain terminals,	
	<u>8</u>	each t	transistor providing an alternate pathway via a source terminal for signals	
	<u>9</u>	from s	said plurality of input terminals; and	
	<u>10</u>		a reference coupled to corresponding gate and substrate terminals of said	
	<u>11</u>	plural	ity of input protection transistors; and	
	<u>12</u>		a source voltage driving both said source terminals of said input protection	
	<u>13</u>	transi	stors and said inputs of said low operating voltage devices;	
	<u>14</u>		wherein ESD protection is achieved by coupling the source terminals of	
	<u>15</u>	said p	plurality of transistors to said plurality of input terminals thereby limiting the	
	<u>16</u>	leaka	ge current of each of said transistors to a sub-threshold level even as said	
11 11 11 11 11 11 11 11 11 11 11 11 11	<u>17</u>	sourc	e voltage increases.	
== =				
9884 2183; .	<u>1</u>	10.	The protection scheme of claim 9 wherein said plurality of low operating	
== 1	<u>2</u>	voltag	ge devices are CMOS.	
	<u>1</u>	11.	The protection scheme of claim 9 wherein said reference point comprises	
	<u>2</u>	a gro	und reference.	

31 E

- 12. The protection scheme of claim 9 wherein said reference point is 0 volts.
- 13. The protection scheme of claim 9 wherein said reference point comprises
   V<sub>ss</sub> for said low voltage operating devices and said plurality of transistors.
- 14. The protection scheme of claim 9 wherein said source voltage is limited to
  2 a few 100mV.
- 15. The protection scheme of claim 14 wherein the resulting leakage current
   2 from said source voltage is approximately 10<sup>-14</sup> A/um.
  - 16. The protection scheme of claim 9 wherein said plurality of transistors are NMOS type.
  - 17. The protection scheme of claim 9 wherein said plurality of transistors are PMOS type.

<u>1</u>	18.	A low voltage Integrated Circuit (IC) with on-board ESD input protection		
<u>2</u>	comp	comprising:		
<u>3</u>		a plurality of low operating voltage devices,		
<u>4</u>		at least one reference point, one supply voltage point and a plurality of		
<u>5</u>	input <sup>·</sup>	input terminals coupled to said devices;		
<u>6</u>		a plurality of input paths for coupling input signals to said devices via said		
<u>7</u>	input	input terminals; and		
<u>8</u>		a plurality of input protection transistors with gate, substrate, source, and		
<u>9</u>	drain	drain terminals arranged between said input paths and said devices, each		
<u>10</u>	sourc	source terminal coupled to a corresponding input path, each gate and substrate		
<u>11</u>	termir	terminal coupled to a reference point;		
<u>12</u>		wherein a leakage current of said input protection transistors is controlled		
<u>13</u>	to a s	to a sub-threshold level over a range of voltages applied to each source terminal		
<u>14</u>	of sai	of said input protection transistors.		
		· ·		
<u>1</u>	19.	The IC of claim 18 wherein said plurality of input protection transistors are		
<u>2</u>	NMO	NMOS type.		
<u>1</u>	20.	The IC of claim 18 wherein said plurality of input protection transistors are		
<u>2</u>	PMO:	PMOS type.		
<u>1</u>	21.	The IC of claim 18 wherein said devices, terminals, input paths, and input		
<u>2</u>	prote	ction transistors are contained on a single semiconductor chip.		
<u>1</u>	22.	The IC of claim 18 wherein said reference point is a ground reference		

point associated with said devices.

<u>2</u>

- 1 23. The IC of claim 18 wherein said reference point is a 0 volt point
- <u>associated with said devices.</u>
- $\underline{\mathbf{1}}$  24. The IC of claim 18 wherein said reference point is tied to said  $V_{\text{SS}}$ .